6 Apr 2024
Job Information
- Organisation/Company
CSEM- Research Field
Engineering » Electrical engineering- Researcher Profile
Recognised Researcher (R2)- Country
Switzerland- Application Deadline
24 May 2024 - 23:00 (UTC)- Type of Contract
Other- Job Status
Other- Hours Per Week
42- Is the job funded through the EU Research Framework Programme?
Not funded by an EU programme- Is the Job related to staff position within a Research Infrastructure?
No
Offer Description
Facing the challenges of our time
Help us grow and be more impactful !
Our 'Integrated Wireless Systems' Business Unit based in Neuchâtel, Switzerland, is currently looking for CAD Layout R D Engineer.
Description
Mission
As a CAD Layout R D Engineer, you will be played an important role within SwissChips initiative to boots Swiss chip industry. You provide highly competitive analog CAD layout solution meeting the project requirements to maximize design/methodology reusability among projects and to insure on time quality deliveries. Also, you execute and support the design and layout engineering activities across a range of projects targeting a variety of mainly CMOS process nodes, spanning from 0.18um to 22nm and below.
Responsibilities
CAD (~30%):
EDA Back-End Analog (Cadence Siemens): installation, customization, update, support technology watch.
Develop automation to improve designer efficiency. Put in place and test design flow.
Provide technical support to the design team.
Technology watch ' flows and tools including AI for CAD.
Participate in Linux design environment.
Participate in PDK validation: Assess, configure, and manage deployment of multiple Process Design Kits.
Participate in External IP / Libraries : installation, customization, update support.
Maintain CSEM Libraries Analog IP DB: customization, update, support
Layout (~70%):
Keep hands on layout experience in IC projects.
IC layout task execution including acceptance for integration tape out.
Support project managers designers in the layout task definition execution (preparation, resources, effort and schedules).
Actively participate in the projects to smooth IC layout outsourcing execution and insure that work quality is met upon company flow and using CSEM methodology.
Support Group Leader and participate in the IC layout tape out resource planning.
Maintain the IC layout expertise state of the art techniques for very advanced CMOS nodes foundries, including mastering of process features/options.
Insure that layout work quality is met upon company IC design/quality flow.
Requirements
Know-how
At least a BS in Electrical Engineering and 3+ years of industrial experience with CAD tools and layout.
Experience in linux.
Experience in EDA Front-End Analog is a plus.
Experience in advanced CMOS processes (such as 22nm) is a plus.
Experience in analog/RF IC design is a plus
CAD tools including Cadence and Mentor for analog design and layout.
Good programming skills in scripting languages (shell/bash/phyton/skill scripting).
Experience with SVN and/or other design version control tool is a plus.
IC Layout experience.
Master layout constraints.
LVS/DRC/ERC verification, troubleshooting and debug skills.
Proficiency in floor-planning activities with block assembly and block level routing.
Top-level IC layout experience and tape out experience.
Interpersonal skills
Team player with good written and verbal communication skills.
Curious and driven towards innovation
Analytical, autonomous and hands-on
Strong communication and interpersonal skills.
Working language is English; French and/or German would be an asset.
We offer
CSEM mission and values
Our mission is the development and transfer of innovative technologies to the Swiss industry. Our objective is to make an impact on our customers and on society at large in the fields of precision manufacturing, digital technologies and sustainable energy. Our strength is the excellence of our people, about 550 passionate specialists dedicated to innovation and technology transfer. We believe that strong values support the successful development of our organization as well as the harmonious and balanced development of all our employees.
We are
A unique place between research and industry at the cutting edge of new technologies
An innovative, non-profit, and employee-driven company
A dynamic, multidisciplinary, and multicultural environment
A solar team focused on enabling solutions to energy challenges for a sustainable world
Working@CSEM means
being part of a passionate community
incredible flexibility, attractive working conditions, and great opportunities of development
benefit from a management style based on trust feedback and that favors a work-life balance
In your application, please refer to myScience and reference JobID 64115.
Requirements
Additional Information
- Website for additional job details
https://www.myscience.ch/jobs
Work Location(s)
- Number of offers available
- 1
- Company/Institute
- CSEM
- Country
- Switzerland
- City
- Neuchâtel
- Geofield
Where to apply
- Website
https://www.myscience.ch/jobs/id64115-cad_layout_r_d_engineer_f-h_100-csem-neuc…
Contact
- City
2000 Neuchâtel- Website
https://www.csem.ch- Street
Rue Jaquet-Droz 1
STATUS: EXPIRED
Similar Positions
-
Technician On Mbo/Hbo Level For Pcb Design Engineer, AcademicTransfer, Netherlands, 2 days ago
Technician on MBO/HBO level for PCB design Engineer Eindhoven University of Technology (TU/e) is one of Europe's leading research universities. The Eindhoven area, in the southern part of the Neth...
-
Technician On Mbo/Hbo Level For Pcb Design Engineer, Eindhoven University of Technology, Netherlands, 1 day ago
Position Other academic staff Irène Curie Fellowship No Department(s) Chemical Engineering and Chemistry Reference number V37.7421 Job description Technician on MBO/HBO level for PCB design Engine...
-
Communications Assistant B (Gc), McGill University, Canada, 5 days ago
Please refer to the How to Apply for a Job (for External Candidates) job aid for instructions on how to apply. If you are an active McGill employee (ie: currently in an active contract or positio...
-
Senior 3 D Artist, Arizona State University, United States, 18 days ago
100350BR Off-Campus: Scottsdale Graphic Designer Prin Job Description EdPlus at ASU is a dynamic unit of Arizona State University focused on the design and scalable delivery of digital teaching a...
-
Microelectronics Engineer , European Space Agency, Netherlands, about 6 hours ago
Location ESTEC, Noordwijk, Netherlands Description Microelectronics Engineer in the Microelectronics Section, Data Systems, Microelectronics and Components Technology Division, Electrical Departme...
-
Adjunct Instructor Graphic Design, Bellevue University, United States, 1 day ago
Student-centric. Fast-paced. Collaborative. Innovative. These are all words used to describe the Bellevue University work experience (www.Bellevue.edu ). We are an innovative institution providin...