Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Employer
- Carnegie Mellon University
- Nanyang Technological University
- University of Texas at Austin
- AALTO UNIVERSITY
- Associação do Instituto Superior Técnico para a Investigação e Desenvolvimento _IST-ID
- CEA
- CSIRO
- Delft University of Technology (TU Delft)
- Eindhoven University of Technology (TU/e)
- Fraunhofer-Gesellschaft
- GSI Helmholtzzentrum für Schwerionenforschung
- George Washington University
- Ghent University
- Grenoble INP - Institute of Engineering
- King's College London
- NEW YORK UNIVERSITY ABU DHABI
- UNIVERSIDAD POLITECNICA DE MADRID
- University of California
- University of Colorado
- University of Delaware
- University of Manchester
- University of South-Eastern Norway
- Università degli Studi di Roma Tor Vergata - Dipartimento di Ingegneria Elettronica
- Virginia Tech
- Yale University
- 15 more »
- « less
-
Field
-
ASIC implementation. You will carry out system modelling, design novel parallel processor architectures at the RTL level (using Verilog/SystemVerilog or VHDL), and drive the hardware-software co-design
-
Core competencies: · Digital design and FPGA prototyping (VHDL/Verilog) · Knowledge of hardware security: physical attacks, fault injection, side-channel analysis · Basic knowledge of electronics and
-
Electrical Engineering with an IC design focus preferred. Digital design experience with Verilog or VHDL. Experience in system modeling and specification. Ability to maintain, evaluate, and install process
-
research on open-source processor architectures and hardware accelerators, including RISC-V based designs. Design, implement, and evaluate digital ICs using Verilog/SystemVerilog and related hardware
-
with a programming language, such as MATLAB, Python, C etc and/or hardware description language such VHDL or Verilog. Excellent communication (both writing and oral) and interpersonal skills. Can work
-
station, DC and pulsed I-V, retention and endurance testing, instrument automation) Experience writing Verilog-A and/or RTL in (System)Verilog or VHDL Relevant master’s thesis or major projects aligned with
-
good skills in HDL (Verilog, VHDL) and scripting languages 4. Knowledge of commercial EDA tools (such as Cadence, Synopsys, or Mentor Graphics). 5. Effective communication (oral and written
-
Università degli Studi di Roma Tor Vergata - Dipartimento di Ingegneria Elettronica | Italy | 2 months ago
of beamforming and beam-scanning algorithms, fixed-point optimization for hardware, and the VHDL/Verilog design of filtering, phase-shifting and summation blocks, together with high-speed dataflow management
-
computer architectures and digital system design with HDLs (Verilog or VHDL). - Knowledge heterogeneous integration or chiplet design. LanguagesENGLISHLevelExcellent LanguagesSPANISHLevelExcellent Research
-
, electronics or embedded systems. Required skills/knowledge: -HW description languages: SystemC, VHDL, Verilog, SystemVerilog, CHISEL - Knowledge of digital electronic architecture (processors, Caches, NoC