Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Employer
- Carnegie Mellon University
- Nanyang Technological University
- University of Texas at Austin
- AALTO UNIVERSITY
- Delft University of Technology (TU Delft)
- Eindhoven University of Technology (TU/e)
- George Washington University
- Ghent University
- King's College London
- NEW YORK UNIVERSITY ABU DHABI
- University of California
- University of Colorado
- University of Delaware
- University of Manchester
- University of South-Eastern Norway
- Yale University
- 6 more »
- « less
-
Field
-
ASIC implementation. You will carry out system modelling, design novel parallel processor architectures at the RTL level (using Verilog/SystemVerilog or VHDL), and drive the hardware-software co-design
-
Electrical Engineering with an IC design focus preferred. Digital design experience with Verilog or VHDL. Experience in system modeling and specification. Ability to maintain, evaluate, and install process
-
research on open-source processor architectures and hardware accelerators, including RISC-V based designs. Design, implement, and evaluate digital ICs using Verilog/SystemVerilog and related hardware
-
with a programming language, such as MATLAB, Python, C etc and/or hardware description language such VHDL or Verilog. Excellent communication (both writing and oral) and interpersonal skills. Can work
-
station, DC and pulsed I-V, retention and endurance testing, instrument automation) Experience writing Verilog-A and/or RTL in (System)Verilog or VHDL Relevant master’s thesis or major projects aligned with
-
good skills in HDL (Verilog, VHDL) and scripting languages 4. Knowledge of commercial EDA tools (such as Cadence, Synopsys, or Mentor Graphics). 5. Effective communication (oral and written
-
Transfer Languages (RTL) such as Verilog/VHDL, Very Large Scale Integrated Circuits (VLSI), and antenna design. Demonstrated experience with analysis and interpretation of results of processing digital
-
, Verilog/VHDL, and/or other pertinent languages and software tools and frameworks. Experience leading research projects and collaborating across research teams and mentoring other researchers. Experience
-
, Verilog/VHDL, and/or other pertinent languages and software tools and frameworks. Experience leading research projects and collaborating across research teams and mentoring other researchers. Experience
-
, or comparable industry-standard EDA tools. You have experience with system-level modelling using MATLAB/Simulink, Verilog-A or comparable tools. You enjoy collaborating across disciplines and translating sensor