Sort by
Refine Your Search
-
at different timescales, exploring trade-offs between different design choices, quantizing the models, and implementing the best-performing ones in custom digital hardware, on FPGA and/or in an application
-
deploying the face de‑identification pipeline on resource‑constrained hardware, optimizing the underlying AI models based on latency, memory, and power constraints, and building demonstrators that showcase
Enter an email to receive alerts for hardware-"https:"-"https:"-"https:" positions