-
Develop system-level power, thermal and energy-efficiency models for future heterogeneous computing systems built on advanced CMOS technologies What you will do Continued technology scaling and the
-
validate innovative DFT techniques on SOCs and sub-systems. Define timing constraints for DFT test-modes. Insert boundary scan, compression, MBIST/R(epair), OCC for large-scale low-power designs in
Enter an email to receive alerts for power-systems "https:" "https:" "https:" "https:" "https:" positions