Sort by
Refine Your Search
-
Category
-
Employer
-
Field
-
architectures, neuromorphic computing, hardware security, and energy-efficient computer systems. The candidate will become part of the QuNeCo project, an ambitious collaboration between universities in
-
, obfuscation, and architectural variability. Because the work operates at the intersection of scientific research and hardware security, the project carefully balances methodological innovation with responsible
-
to noise, obfuscation, and architectural variability. Because the work operates at the intersection of scientific research and hardware security, the project carefully balances methodological innovation with
-
computing? Then join QuBriC, a pan-European doctoral network on quantum error correction, as a PhD candidate at TU/e, designing next-generation codes and decoders for real quantum hardware. Information
-
, modelling, prototyping and experimental validation. The best fit is A candidate interested in high-frequency measurement techniques, sensor hardware development and precision experimentation. PhD 2
-
of: electromagnetic sensor design, modelling, prototyping and experimental validation. The best fit is A candidate interested in high-frequency measurement techniques, sensor hardware development and precision
-
hardware prototypes. Collaborate with interdisciplinary research teams spanning artificial intelligence, circuit design, computer architecture, and embedded systems engineering.
-
doctoral network on quantum error correction, as a PhD candidate at TU/e, designing next-generation codes and decoders for real quantum hardware. Information Quantum computers have grown remarkably fast
-
Design and build flow setups using 3D printer, pumps, valves operated by a computer and the corresponding software. Develop flow cells to connect various spectroscopic tools to the setup. Create and
-
, automated design-space exploration, and cross-technology benchmarking, providing new insights into the co-design of learning algorithms, memory technologies, and neuromorphic hardware architectures for future