Sort by
Refine Your Search
-
Listed
-
Category
-
Program
-
Employer
- CNRS
- Inria
- IMT Atlantique
- CEA
- CNRS UMR 5503
- French National Research Institute for Agriculture, Food, and the Environment (INRAE)
- INRIA
- Mines Paris - PSL, Centre PERSEE
- Nantes Université
- Télécom Paris
- CEA List Institute
- CEA-LETI
- CentraleSupelec
- CentraleSupélec
- Centre de Nanosciences et de Nanotechnologies
- ENSTA Bretagne
- ESTACA
- Ecole Centrale de Lyon
- Ecole Nationale Supérieure des Mines de Saint Etienne
- Ecole centrale de lyon
- Ecoles Pratique des Hautes Etudes - PSL
- Grenoble INP - Institute of Engineering
- IMT Mines Albi
- INSA Rennes
- Inn'Pulse
- Inria Nancy - Grand Est
- Inria Rennes
- Institut Européen des Membranes
- Institute of Pharmacology and Structural Biology
- Lille University
- Nokia
- ONERA
- TSP - Telecom SudParis
- University Paul Sabatier
- Université Clermont Auvergne
- Université Grenoble Alpes
- Université d'Orléans
- Université de Franche-Comté
- Université de Lille
- Université de Lorraine - LORIA : Laboratoire Lorrain de Recherche en Informatique
- Université de Lorraine - LRGP
- Université de Pau et des Pays de l'Adour
- Université de Technologie de Troyes
- centrale lille
- phlam laboratory
- 35 more »
- « less
-
Field
-
(2AI) team. Hosted in the Mathematical and Electrical Engineering (MEE) department of IMT Atlantique, the 2AI team is engaged in designing original architectures for algorithm integration in information
-
engaged in designing original architectures for algorithm integration in information processing and contributes to the development of these algorithms by incorporating architectural constraints. It
-
their energy consumption and their carbon footprint are significant. This has led many research projects to focus on optimizing these two objectives. This PhD takes place in the context of distributed
-
Development, your project and your responsibilities will include: Designing the hardware and the functional architecture of a digital or analog electronic device (plans, drawings, models, etc.) and defining
-
wavefront correction on very short spatial and temporal scales. While designing systems with a larger number of actuators and a faster response time is not that challenging conceptually, realizing
-
Cyber security applications. The focus of the LECA laboratory is the design of flexible on-chip architectures which provide high performance, energy efficiency and security. The emphasis is on secure
-
, data, observations from physical, physiological and cognitive systems. They focus on the design of methodologies and algorithms for processing and extracting information, decisions, actions and
-
PhD thesis: Graph Neural Networks for Predicting Power Consumption in Digital Electronic Architectures Power consumption analysis is an important step in the development of a digital architecture
-
24 May 2024 Job Information Organisation/Company CNRS Department Etudes des structures, des processus d'adaptation et des changements de l'espace Research Field Geography Architecture Sociology
-
of computational systems. Dr. Marty is specialized on digital architectures design, and member of the ESOS project team. Location Vaader teams, IETR laboratory - INSA Rennes, 20 Avenue des Buttes de Coësmes , 35708