Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Field
-
on the design and experimental characterization of Application-Specific Integrated Circuits (ASICs), devices, and systems for the detection, spectroscopy, and imaging of radiation and particles, applicable
-
of the position Location: this position will take place at IETR laboratory (UMR 6164 CNRS) on the Beaulieu campus of the University of Rennes, France. The candidate will join the ASIC and VAADER teams. Salary
-
School graduates over a thousand students who are ready to take on great ambitions and challenges. For more details, please view: https://www.ntu.edu.sg/eee We are looking for a Research Fellow to focus
-
: SAgE Find out more about our Research Institutes: https://www.ncl.ac.uk/ As part of our commitment to career development for research colleagues, the University has developed 3 levels of Research
-
. The activity includes the design of multi-channel ASICs in scaled technologies to meet the requirements of parallelism and miniaturization, and the engineering of entire analog-digital electronic platforms
-
behind you. You'll have the chance to influence how tomorrow's chip companies are created, funded and scaled. Where to apply Website https://www.imec-int.com/en/work-at-imec/job-opportunities/key-account
-
laboratory characterization of the ASIC and its photonic interfaces; Support thermal and electrical validation of the physical form factor (SFP56/SFP-DD); Lead the Test & Measurement effort for functional
-
Inria, the French national research institute for the digital sciences | Grenoble, Rhone Alpes | France | about 2 months ago
supervision, including the mentorship of PhD students, postdocs, or research engineers, knowledge sharing within the consortium, and the dissemination of research results through high-impact scientific
-
22 Jun 2026 Job Information Organisation/Company Fondazione Bruno Kessler Research Field Other Researcher Profile Other Profession Positions PhD Positions Application Deadline 20 Jul 2026 - 23:59
-
arquitecturas multiprocesador, abiertas, para procesado de señal en el edge. - Diseño físico de ASIC basado en arquitecturas abiertas. - Investigación sobre implementación eficiente de algoritmos de procesado de