-
ASIC implementation. You will carry out system modelling, design novel parallel processor architectures at the RTL level (using Verilog/SystemVerilog or VHDL), and drive the hardware-software co-design
-
, knowledge of electronics, Python and FPGA (VHDL) programming, interest in working with experts on a cross-institute collaboration project, very good written and spoken English language skills, and excellent
Searches related to vhdl
Enter an email to receive alerts for vhdl positions in postdoctoral