Sort by
Refine Your Search
-
Category
-
Country
-
Field
-
). The programme’s mission is to develop innovative methods for designing and integrating microchips manufactured using different semiconductor technologies. By enabling specialised chiplets to operate together
-
Università degli Studi di Roma Tor Vergata - Dipartimento di Ingegneria Elettronica | Italy | 2 months ago
of beamforming and beam-scanning algorithms, fixed-point optimization for hardware, and the VHDL/Verilog design of filtering, phase-shifting and summation blocks, together with high-speed dataflow management
-
complex work? Are you interested in making a difference by bringing innovation to government organizations and beyond? Apply to join our team. Position Summary: As a senior research scientist with proven
-
program different front-end electronics modules, e.g., TDCs or ADCs. Such modules are applied for the data acquisition of various existing and future experiments at GSI and FAIR. Your tasks: adaption and
-
Communication IP Cores: Independently develop optimized TSN, CAN/LIN, and RISC-V solutions in Verilog or SystemVerilog. Creativity: Conceive and implement sophisticated system-on-chip designs to actively drive
-
complex work? Are you interested in making a difference by bringing innovation to government organizations and beyond? Apply to join our team. Position Summary: As a senior research scientist with proven
-
, or comparable industry-standard EDA tools. You have experience with system-level modelling using MATLAB/Simulink, Verilog-A or comparable tools. You enjoy collaborating across disciplines and translating sensor