Sort by
Refine Your Search
-
Listed
-
Country
-
Employer
-
Field
-
future ASIC implementation. You will carry out system modelling, design novel parallel processor architectures at the RTL level (using Verilog/SystemVerilog or VHDL), and drive the hardware-software co
-
of LT-Spice, Verilog-A, Python, ADS, ICCAP, etc.) Know how to perform circuit analysis and characterization Notice of Non-Discrimination and Equal Opportunity The University of Delaware does not
-
key responsibilities will include: Develop and refine physics-based compact models of SOT-MTJ-based pseudo-qubits, including stochastic switching and inter-device coupling. Develop Verilog-A models and
-
characterization equipment are needed; • Strong skills in relevant technical software, such as Cadence, SPICE , Verilog, etc. are needed; • Background knowledge in neural network algorithms preferred, but
-
<span lang="en">TUD Dresden University of Technology</span> | Dresden, Sachsen | Germany | 5 days ago
, SystemC, VHDL or Verilog, high-level synthesis, compiler frameworks, artificial intelligence, and/or machine learning
We offer an excellent working environment in an international team
-
, and with FPGA development using Hardware Description Languages (Verilog, VHDL, or SystemVerilog). Experience with standard hardware communication protocols (e.g., SPI, I2C, UART, PCIe). Experience in
-
magnetization dynamics, or thermal switching is highly desirable and electrical modeling of sMTJs using Verilog to be used in Cadense Experience with experimental characterization of AMR, GMR, MTJ, or related
-
international team strong background in one or more of the following areas: computer architecture, RISC-V, FPGA-based systems, SystemC, VHDL or Verilog, high-level synthesis, compiler frameworks