-
ASIC implementation. You will carry out system modelling, design novel parallel processor architectures at the RTL level (using Verilog/SystemVerilog or VHDL), and drive the hardware-software co-design
-
relevant technical software, such as Cadence, SPICE, Verilog, etc. are needed; • Background knowledge in neural network algorithms preferred, but not required • Collaborative skills, student mentorship
Searches related to verilog
Enter an email to receive alerts for verilog positions in postdoctoral