Sort by
Refine Your Search
-
Category
-
Program
-
Employer
-
Field
-
semiconductor device characterization laboratories will be considered: SMU, VNA, oscilloscope, test bench, impedance analyzer, etc. Experience using programming languages for scientific and technical applications
-
the Nanofabrication Laboratory (NFL) at ICFO. Key responsibilities: Develop and optimize dry etching processes for dielectric, semiconductor, and metallic materials. Operate and maintain ICP-RIE and RIE systems. Train
-
the fundamentals (the physics of devices and semiconductors) to materials (growth of graphene and MoS2 materials by CVD and MOCVD, surface functionalisation, advanced characterisation), through to devices
-
of next-generation organic energy technologies, including organic solar cells, thermoelectrics and electronic devices. We offer a postdoctoral position in computational materials science within the DOMMINO
-
aspects, from the fundamentals (the physics of devices and semiconductors) to materials (growth of graphene and MoS2 materials by CVD and MOCVD, surface functionalisation, advanced characterisation
-
of the solid-state microstructure in semiconductor polymers) Grant Reference: 101086805 (ERC Consolidator Grant PARACRYST) - Martín Pérez, J. Title: Postdoctoral Researcher PERÍODO AYUDA: INICIO: 01/01/2024 FIN
-
of devices and semiconductors) to materials (growth of graphene and MoS2 materials by CVD and MOCVD, surface functionalisation, advanced characterisation), through to devices (fabrication technology
-
(Determination of the solid-state microstructure in semiconductor polymers) Grant Reference: 101086805 (ERC Consolidator Grant PARACRYST) - Martín Pérez, J. Title: Postdoctoral Researcher Grant period: From 01/01
-
researchers returning to work in China. II. Priority Areas Artificial Intelligence Brain-Computer Interface and Brain-inspired Intelligence Embodied Intelligence Game Intelligence and Multi-Agent Systems AI
-
semiconductors, gate drivers, passive components, magnetic components, connectors and other critical hardware elements. Define, plan and execute hardware testing and validation activities, including functional