Sort by
Refine Your Search
-
Category
-
Country
-
Program
-
Employer
- Dana-Farber Cancer Institute
- Fraunhofer-Gesellschaft
- Singapore University of Technology & Design
- University of Sheffield
- AALTO UNIVERSITY
- University of California
- University of Texas at Austin
- American University
- CEA
- European Synchrotron Radiation Facility
- Grenoble INP - Institute of Engineering
- INESC ID
- King Abdullah University of Science and Technology
- Technical University of Munich
- Universitat de les Illes Balears
- University of Manchester
- University of Sydney
- 7 more »
- « less
-
Field
-
ASIC implementation. You will carry out system modelling, design novel parallel processor architectures at the RTL level (using Verilog/SystemVerilog or VHDL), and drive the hardware-software co-design
-
orientation (e.g., sensor fusion, RTLS integration) Implementation of a prototype for coordinating multiple agents/robots in a building Evaluation of localization accuracy, robustness, and scalability 2. Sim
-
validated. In parallel, CEA-List has developed µArchiFI [3-4], a formal framework enabling pre-silicon analysis of fault injection effects at RTL level, from hardware implementation details up to software
-
orientation (e.g. sensor fusion, RTLS integration) Implementation of a prototype for coordinating multiple agents/robots in a building Evaluation regarding localization accuracy, robustness and scalability What
-
-level abstraction models aims at: preserving supplier confidentiality speeding up simulations compared to RTL/netlist approaches incorporating power and thermal estimation mechanisms for heterogeneous
-
information sources (cameras, sensors, RTLS, HMI systems, robots) Management of context and world state (person, object, machine states) for care activities Implementation of authorization and verification
-
automation (RTL, logic synthesis, architectural exploration, floor planning, partition-aware EDA flows), chiplet interconnect standards (UCIe, CXL, die-to-die PHY), and the open Design Commons methodology
-
maintain C or RTL-based programming for MAC layer components define and optimise partitioning across drivers, firmware, and RTL design collaborate with internal teams and external industry partners
-
integrated circuits, taking them from RTL to a fabricated chip and PCB that you measure in our own labs. The position is part of the HolistIC project , which develops ultra-low-power system-on-chip designs
-
integrated circuits within the scope of the project, with a particular focus on stochastic computing and implementing hardware-efficient neural architectures. Their responsibilities will include RTL design