Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Field
-
Physical Layer Security and Hardware Demonstrator Development Physical-layer security is becoming increasingly important for protecting next-generation wireless networks against eavesdropping, spoofing
-
and private companies. Our graduates also have a strong record of securing competitive fellowships and pursuing Ph.D. and DrPH degrees. Are you ready for us? Are you seeking an opportunity with purpose
-
and Middleton and is responsible for analyzing and resolving Information Technology (IT) hardware, software, network, and security issues on a day-to-day basis and serving as the primary user-facing
-
subsystems as distributed, container-based software based on structural and behavioural design models. Develop the orchestration logic to manage dynamic hardware groupings and automate workflows, alongside
-
. These resources include hardware, software, high-level scientific and technical user support, and the education and training required to help researchers make full use of modern HPC technology and local and
-
hardware and critical infrastructure resilience, leveraging AI, digital twins, and sensing to build secure and adaptive infrastructure; cyber-AI security, and safety, which addresses securing embodied AI
-
the team on hardware deployment and with MIS on integration standards and is fully accountable within the ticketing system for all assigned work. ESSENTIAL FUNCTIONS: Administer endpoint management platforms
-
& Security, Big Science, Biotechnology and Fintech. Main function and scope: We are looking for Power Electronics Engineer with solid experience in power distribution systems, PCB design and hardware
-
National Aeronautics and Space Administration (NASA) | Greenbelt, Maryland | United States | about 8 hours ago
hazards. Some specific examples include, but are not limited to: Precipitating electron and ion fluxes within the auroral regions that can cause x-ray exposure upon impacting astronauts or hardware
-
built-in checks on resource limits, timing, and hardware compatibility; integrate large language models (LLM) running on open academic hardware through standard tool interfaces; create validation