20 processor-"https:"-"https:"-"https:"-"https:"-"https:"-"https:"-"https:" positions at ETH Zurich
Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Field
-
Researcher. Further information about The Singapore-ETH Centre can be found on our website: https://sec.ethz.ch/ We would like to point out that the pre-selection is carried out by the responsible
-
Naturwissenschaften und Technik. Das Institut für Agrarwissenschaften ( https://www.ias.ethz.ch ) im Departement für Umweltsystemwissenschaften (D-USYS) setzt sich mit Tierhaltung
-
decisive progress. Details on NCCR Genesis are available on its website https://nccr-genesis.ch . Job description The transition of the Earth from following its accretion into a habitable planet is
-
innovative research and achieve decisive progress. Further details on NCCR Genesis are available on its website https://nccr-genesis.ch . Job description The successful candidate will investigate the
-
broad teaching program. These encompass diverse areas of physics, ranging from the fundamental principles of nature to innovative technologies for society. The Institute of Theoretical Physics (https
-
platform , published in Nature Communications (https://www.nature.com/articles/s41467-020-18059-7), that enables localized, hyper-efficient delivery of therapeutic compounds to specific brain regions
-
Engineering and assembling UHV (ultra-high vacuum) system with excellent optical access for the quantum processor Programming and integrating experimental control hardware (ARTIQ) for running quantum
-
Technologies Programme (FHT1) at the Singapore-ETH Centre (SEC) (https://fht.ethz.ch)developed and piloted innovative upper limb rehabilitation technologies and evaluated them in a clinical context, both
-
processor selection to PCB design, FPGA/MCU implementation, firmware development, hardware debugging, and deployment of signal-processing and machine-learning algorithms. A significant part of the position
-
traceability. Develop and execute flight software unit tests, conduct integration, software-in-the-loop, processor-in-the-loop, hardware-in-the-loop, and system-level verification and validation activities