Sort by
Refine Your Search
-
Listed
-
Category
-
Program
-
architecture beyond the CMOS-based scheme and suitable energy-efficient hardware for the unconventional scheme is highly desired for future highly-integrated AI hardware on a chip. The French team at IEMN has
-
theoretical and experimental tools to control the magnon dissipation rate using feedback protocols, thereby enabling the continued development, deployment, and use of quantum computing hardware, in alignment
-
engineers (technical staff) will assist the PostDoc for all what concerns hardware/software development and maintenance of the robotic platforms. Where to apply Website https://emploi.cnrs.fr/Offres/CDD
-
performance of hardware neural networks. • Contribution to neuromorphic demonstrators: You will actively participate in the development of capacitive neuromorphic circuits and in in-memory computing
-
. Experimental Validation • Validation in real-time simulation. • Validation on HIL/PHIL (Hardware-in-the-Loop and Power-Hardware-in-the-Loop) platforms. • Performance evaluation on scenarios representative
-
). Finally, two research engineers (technical staff) will assist the PostDoc for all what concerns hardware/software development and maintenance of the robotic platforms. Where to apply Website https
-
the SPIN Doctoral School (ed-spin.doctorat-bretagne.fr). Vincent Lebastard at IMT-Atl Nantes will co-supervised the PhD thesis. This thesis is part of the PEPR Acc Robotique MiniRo (https://anr.fr/fileadmin
-
automation (Python preferred). • Ability to interface experimental physics with electronic hardware systems. Website for additional job details https://emploi.cnrs.fr/Offres/CDD/UPR2940-LEIMOG-007/Default.aspx
-
in our fundamental understanding of turbulence. As computing hardware reaches the physical limits of miniaturisation, future advances in high Reynolds number DNS using existing methods can only be
-
communications that are viable, efficient and compatible with physical and human reality. Our work is based on mathematical and computer theories for the development of models and algorithms, validated by hardware