Sort by
Refine Your Search
-
Listed
-
Category
-
Program
-
Field
-
feeds Adaptive Learning for Transformers with ReRAM Analog In-Memory Computing 152 / 767 vacancy Vacancy details Position description Category Miscellaneous Contract Internship Job title Adaptive
-
of computing parameters, increasing the memory resources required for their acceleration as well as exacerbating the criticality of data movement within the system on both energy efficiency and
-
Postdoc – Advanced characterization of the stability of tandem photovoltaic cells under illumination
Contract Postdoc Job title Postdoc – Advanced characterization of the stability of tandem photovoltaic cells under illumination Subject Do you want to develop solutions for the energy transition? The
-
; PyTorch; parallel and GPU computing Applicant Profile The internship is intended for a final-year Master’s student or engineering student specialising in applied mathematics, signal processing or
-
social media features; For more information you can read our Cookie Policy . You can change your cookie preferences at any time by selecting “Configure your cookies” at the bottom of the page or in
-
: - The ‘Radio Signal, Protocols and Platforms' Laboratory (LS2PR) is responsible for the research and implementation of advanced wireless systems. Its areas of research cover the design of algorithms (e.g
-
communication technologies. To this end, the LFIM studies, designs and integrates digital and mixed processing architectures on silicon for application needs in the fields of IoT, radio frequency circuits and
-
Integration (LIST), located in the southern Île-de-France region (Saclay), has the mission of contributing to technology transfer and promoting innovation in the field of parallel computing systems
-
Technology Integration (LIST), located in the southern Île-de-France region (Saclay), has the mission of contributing to technology transfer and promoting innovation in the field of parallel computing
-
. To increase the platform's computing capacity while adhering to a strict power budget, integrating optimized hardware accelerators can be a solution, particularly for matrix-vector and matrix-matrix