Sort by
Refine Your Search
-
Listed
-
Category
-
Program
-
Employer
-
Field
-
, the position may be filled at A1 level. Applicants must be eligible to access information, technology, and hardware which is subject to European or US export control and sanctions regulations & security
-
level. Applicants must be eligible to access information, technology, and hardware which is subject to European or US export control and sanctions regulations. During the recruitment process, the Agency
-
rapid support during demonstrations, teaching activities, and examinations. You will also support, maintain and manage research facilities such as InsyghtLab . This includes managing hardware and software
-
– the fascinating internal information session Naturalis Draait Door. Nice extras such as discounts on software and hardware for private use, collective health insurance plans, and a bicycle scheme. You’ll also enjoy
-
. Important Information and Disclaimer Applicants must be eligible to access information, technology, and hardware which is subject to European or US export control and sanctions regulations and eligible
-
professional experience following the completion of the master’s degree, the position may be filled at A1 level. Applicants must be eligible to access information, technology, and hardware which is subject to
-
. This includes deployment of material and labs, as well as helping students in relevant technologies (e.g. installing network setups/configurations, using software/hardware hacking equipment, setting up servers
-
architectures (ISA) and their extensions; Artificial intelligence, GNSS and/or image/video processor architectures; System-level modelling and hardware/software co-design with MATLAB, SystemC and/or SystemVerilog
-
implementation and verification at hardware level. A strong background in the electrical testing of harness components and assemblies would be an asset. Experience with data bus technologies (e.g. SpaceWire, MIL
-
of Technology and QuTech. The goal is to further develop fault-tolerant architectures for photonic platforms based on fusion-based and measurement-based computation, addressing photon loss and other hardware