18 Design research jobs at Delft University of Technology (TU Delft) in netherlands in Netherlands
-
Job related to staff position within a Research Infrastructure? No Offer Description You will design a Next-generation mixed-signal CMOS integrated circuit (IC) consisting of a dense array of
-
and innovation in the rail sector. Integrating asset condition information obtained via advanced monitoring with decision-making tools and artificial intelligence are covered as a key topic for research
-
Postdoc EUROGUARD: European Goal Based Multi Mission Autonomous Naval Reference Platform Development
. The relations between the naval vessel functions and the corresponding physical vessel systems must be referenced and implemented in the vessel architecture so that the impact of design choices and new
-
programme Is the Job related to staff position within a Research Infrastructure? No Offer Description Delft University of Technology (TU Delft) is looking for a post-doc researcher within the Innovation
-
Job related to staff position within a Research Infrastructure? No Offer Description The Image sensor group in EI Lab is looking for a junior researcher to join the research project involving the design
-
computer vision methods. Design and set up experiments. Deploy your algorithms on machines. Write well-documented code. Prepare demonstrators. Write scientific papers. Guide Master's and/or PhD students
-
computer vision methods. Design and set up experiments. Deploy your algorithms on machines. Write well-documented code. Prepare demonstrators. Write scientific papers. Guide Master's and/or PhD students
-
challenge to their widespread adoption. Envisaged automated vehicle (AV) designs and their driving behavior are expected to provoke motion sickness and discomfort, hindering passengers' ability to enjoy
-
on the design, fabrication, and analysis of an artificial soft robotic heart. The HHH consortium is a partnership between TU Delft, Erasmus MC, Eindhoven University of Technology, AMOLF, UTwente, Saxion, and
-
postdoctoral fellow to develop new design concepts for high voltage networks dominated by power electronic interfaced subsystems (PEIS). Special emphasis is put on the development of new fast primary and