Sort by
Refine Your Search
-
Category
-
Field
-
hardware design: Verilog/SystemVerilog RTL, logic synthesis, and place-and-route Be familiar with Python programming Have a working proficiency in English. (Finnish language is not required.) The following
-
experimental collaborators. The position is part of the Research Council of Finland project ELPH-ML (https://research.fi/en/results/funding/88752 ). In combination with academic development courses at Aalto
Enter an email to receive alerts for language-"https:" positions