1 optimization positions at CEA in design

Co-design engineer for future computing architectures in HPC - M/F

CEA | Corbeil Essonnes, le de France | France | 2 months ago

further supports efficient design space exploration via optimization strategies. This role is part of EU-funded research projects on next-gen HPC networks and open-source EDA tools, with a focus on optical