-
project is to achieve the integration of quantum devices within Fully Depleted Silicon-On-Insulator (FD-SOI) technology on a 300 mm platform. The success of this integration critically depends
-
We are looking for a co-design engineer for future computing architectures in HPC. This position, in a fixed-term contract, is based at the Nano-Innov site of Paris-Saclay, Essonne (91). As part of
Searches related to optimization engineers
Enter an email to receive alerts for optimization-engineers positions