Sort by
Refine Your Search
-
Category
-
Program
-
Employer
-
Field
-
application of novel technologies, including those that go beyond state-of-the-art systems. The department Experiment-Electronics (EEL) is looking to hire as soon as possible a motivated FPGA and C/C
-
Model. In parallel, the group is engaged in hardware activities related to the development and implementation of new FPGA-based trigger processors, both for the operation of the ATLAS muon spectrometer
-
the necessary optics. Develop real-time MIMO DSP algorithms (implementable on FPGA) for crosstalk mitigation in the multicore fiber. What you contribute Outstanding scientific Master's degree in electrical
-
microcontrollers and FPGA-based systems. Validate and optimize your developments both in laboratory environments and field trials. Understand and optimize sensor behavior: Analyze sensor signals, identify
-
, the work might be extended to explore novel FPGA based systems for atom interferometry with ultra-cold quantum gases. BECCAL is a large joint endeavor by NASA and DLR (Deutsches Zentrum für Luft- und
-
, knowledge of electronics, Python and FPGA (VHDL) programming, interest in working with experts on a cross-institute collaboration project, very good written and spoken English language skills, and excellent
-
modules and successfully support our customers in system development as well as in mixed-signal and digital design for FPGAs and ASICs. Help us drive change and become part of our team! Be part of change
-
at least one programming language (e.g. Python, C++) ▪ FPGA programming experience ▪ Interest in hands‑on experimentation and hardware prototyping The following points are considered a bonus ▪ Experience
-
Max Planck Institute for Solar System Research, Göttingen | Gottingen, Niedersachsen | Germany | 3 months ago
experience with sensitive opto-electro-mechanical assemblies knowledge about the design of FPGAs Additional Information The full-time position is to be filled as soon as possible and is limited to 2 years
-
systems. • Nice to have (but not mandatory) background in one of the following tracks: full flow digital VLSI design (RTL-to-GDS), FPGA prototype of complex digital system and operating system bring-up, and