1 phd-physics scholarships at Ecole Centrale de Lyon in France

PhD Ferroelectric Transistors (FeFET) Aware Logic Synthesis

at optimizing the physical placement of each logic gate into a given layout floorplan and route the logic gate interconnections. It is important to keep in mind that logic synthesis is usually based