Sort by
Refine Your Search
-
Category
-
Program
-
Employer
-
Field
-
order to better understand, explain and advance society and environment we live in. Project The project “PHysics- and data-driven multiscale modeling design of layered lead halide perovskiTe mAterials
-
27 Mar 2024 Job Information Organisation/Company University of Luxembourg Research Field Physics » Other Researcher Profile Recognised Researcher (R2) Country Luxembourg Application Deadline 23 Apr
-
process is one of the emerging winning aspects of the Construction sector and Real estate market. Your role - Develop, inspire, and lead interdisciplinary and mission-driven research in the urban and built
-
researcher will be to establish a Physical Vapor Deposition (PVD) growth protocol for producing atomically flat mixed cation, mixed halide perovskite absorbers. Then the postdoctoral researcher will
-
Quantum and Low-Dimensional Materials Quantum Communications, Sensing & Simulation Quantum Optics & Quantum Information Nanophotonics, Condensed Matter Physics & Light-Matter Interactions Medical Optics
-
months) at the Université catolique de Louvain, Louvain-la-Neuve, Belgium, to work with Prof. Christophe Craeye, lead of the GLITTER project. Application Process: The application process will be open until
-
and Process Technology (SIPT) unit which is focusing its RDI activities on new instrumentation, processes and methodologies in the fields of thin film processing and nano-analytics. The RDI chain
-
with Prof. Christophe Craeye, lead of the GLITTER project, on RF synchronization between satellites and the impact on formation control. Application Process: The application process will be open until
-
-SCAN project co-funded by the Luxembourg National Research Fund (FNR) and our industrial partner (PM-International AG) through the BRIDGES (Public-private research collaborations) program. P-SCAN project
-
based on Pb/Hg – free colloidal quantum dots with a focus on III-V CQDs The aim of the project is to optimize the material properties as well as the device stack on a die level followed by integration